CoWoS, SiP to be key packaging processes for AI chips

We have recently changed our search engine. Check the Advanced options to learn the new search rules.

Comments from readers

Nobunaga Chai, DIGITIMES Research, Taipei

Wednesday 31 January 2018

Add your comments

Can we post your comment and/or question anonymously on this page (for anyone to read)?
Yes No

Related stories

TSMC 7nm process to attract more orders from China for AI chips (May 8, 2018)
TSMC advanced packaging seen crucial for HPC chips (Apr 3, 2018)
Taiwan top-3 foundries to see combined revenues rise 10% on year in 1Q18, says Digitimes Research (Mar 14, 2018)
Integrated circuit technology advances continue to amaze, IC Insights finds (Feb 23, 2018)
Taiwan IC backend production value to rise 4-5% in 2018, says IEK (Feb 14, 2018)
China major AI chipmakers maintain partnerships with TSMC (Jan 2, 2018)
TSMC still upbeat about HPC chips, says chairman (Dec 13, 2017)
TSMC to expand CoWoS capacity to fill increasing AI chip packaging orders (Jul 24, 2017)

Microsoft's custom chip sets new industry benchmark while deepening AI partnerships across sectors
As Microsoft transitions from a software giant to a cloud leader, with its cloud business now accounting...

Inside TSMC: Morris Chang's Journey
TSMC founder Morris Chang's second autobiography volume unveils a tapestry of milestones, including his influential comeback, rekindled alliances with...

CSP in-house development of ASIC accelerators

Google TPUs will see a share of over 70% in the in-house developed cloud ASIC accelerator market in 2024; an all-optical network...

AI chip market outlook 2023-2028: Insights from demand and supply perspectives

The growing demand for AI computational power is accelerating advancements in hardware and chip technology, necessitating innovation...

Automotive CIS tech development, 2024

The popularization of autonomous driving is boosting demand for automotive CIS with LFM and HDR being mainstream development...

10 days cloud