MIPS accelerates S8200 RISC-V NPU timeline

, DIGITIMES Asia, Taipei

Jan 26, 2026, 10:30 0

Credit: MIPS

MIPS has accelerated the development timeline of its S8200 neural processing unit, a RISC-V–based NPU designed for real-time, low-latency edge AI, as the company continues to advance its strategy around what it calls "Physical AI," following its integration...

The article requires paid subscription. Subscribe Now

Email address

Password

Keep me signed in

Keep me signed in

Some subscribers prefer to save their log-in information so they do not have to enter their User ID and Password each time they visit the site. To activate this function, check the 'Keep me signed in' box in the log-in section. This will save the password on the computer you're using to access the site.

Note: If you choose to use the log-out feature, you will lose your saved information. This means you will be required to log-in the next time you visit our site.