Imec, Sony unveil backside interconnect method for 3D chip stacking

, DIGITIMES, Taipei

Jun 18, 2026, 15:10 0

Schematic comparison of conventional via-middle and local-BDI TSV approaches. Credit: imec

Imec and Sony Semiconductor Solutions Corporation (Sony) have jointly presented a new integration method for connecting the front and back sides of semiconductor wafers, a step the two organizations say could support future 3D chip-stacking designs for logic...

The article requires paid subscription. Subscribe Now

Email address

Password

Keep me signed in

Keep me signed in

Some subscribers prefer to save their log-in information so they do not have to enter their User ID and Password each time they visit the site. To activate this function, check the 'Keep me signed in' box in the log-in section. This will save the password on the computer you're using to access the site.

Note: If you choose to use the log-out feature, you will lose your saved information. This means you will be required to log-in the next time you visit our site.

Enterprise first-time login?

Forgot your password?

Create your free account

Select premium stories & daily editor picks.
Leverage AI summaries for instant insights.
Receive tech briefings & newsletters.
Track financials & stock data of Taiwan tech.

No credit card required