AI chip roadmaps force faster changes in data-center design, Cadence says

Prasanth Aby Thomas

, DIGITIMES Asia, Bangalore

Aug 24, 2026, 10:45 0

Sherman Ikemoto, Group Director, Cadence. Credit: Cadence.

Rapid changes in the power and thermal requirements of AI accelerators are forcing data-center designers to incorporate chip-level information earlier in the planning process, according to Cadence Design Systems...

The article requires paid subscription. Subscribe Now

Email address

Password

Keep me signed in

Keep me signed in

Some subscribers prefer to save their log-in information so they do not have to enter their User ID and Password each time they visit the site. To activate this function, check the 'Keep me signed in' box in the log-in section. This will save the password on the computer you're using to access the site.

Note: If you choose to use the log-out feature, you will lose your saved information. This means you will be required to log-in the next time you visit our site.

Enterprise first-time login?

Forgot your password?

Create your free account

Select premium stories & daily editor picks.
Leverage AI summaries for instant insights.
Receive tech briefings & newsletters.
Track financials & stock data of Taiwan tech.

No credit card required

BIZ FOCUS

Aug 24, 08:00

STMicroelectronics Unveils ISO 21780-Compliant 48V Pre-Driver with 8-Channel Flexibility

MOST-READ
7 DAYS NEWS

Full list