As semiconductor manufacturers migrate to 65nm processes, the interconnect delay – caused by the transistors' delay time shortening due to shrinkage of the chip – has become an increasing problem affecting the overall performance of logic...
The article requires paid subscription. Subscribe Now